Digital Library [ Search-Result ]
Search: "[ keyword: Phase-locked loop ]" (16)
Stability investigation of phase disturbances in doubly‑fed wind power systems using phase‑locked synchronization
Wei Chen Shan He Jing Cheng Zhi Yuan Xueqin Yan
Vol. 23, No. 2, pp. 320-334, Feb. 2023
10.1007/s43236-022-00524-9
Vol. 23, No. 2, pp. 320-334, Feb. 2023
10.1007/s43236-022-00524-9
Full speed range position‑sensorless compound control scheme for PMSMs
Pu Liu Di Liu Yongpeng Shen Ankang Liu Xiaoliang Yang
Jun Zhao
Vol. 22, No. 8, pp. 1302-1312, Aug. 2022
10.1007/s43236-022-00441-x
Jun Zhao
Vol. 22, No. 8, pp. 1302-1312, Aug. 2022
10.1007/s43236-022-00441-x
Position and speed estimation for high speed permanent magnet synchronous motors using wideband synchronous fundamental‑frequency extraction filters
Jie Song Huizhen Wang Chunjuan Zhang Weifeng Liu Yirong Shen
Vol. 22, No. 2, pp. 254-265, Feb. 2022
10.1007/s43236-021-00356-z
Vol. 22, No. 2, pp. 254-265, Feb. 2022
10.1007/s43236-021-00356-z
Simple current control without grid voltage sensor for traction solid‑state transformer
Chun-Gi Yun Seunghoon Baek Hanyoung Bu Younghoon Cho Jin-Hyuk Park
Myung-Yong Kim
Vol. 21, No. 4, pp. 703-712, Apr. 2021
10.1007/s43236-020-00214-4
Myung-Yong Kim
Vol. 21, No. 4, pp. 703-712, Apr. 2021
10.1007/s43236-020-00214-4
An accurate and robust adaptive notch filter‑based phase‑locked loop
Jinbo Li Qin Wang Lan Xiao Zehao Liu Qunfang Wu
Vol. 20, No. 6, pp. 1514-1525, Nov. 2020
10.1007/s43236-020-00127-2
Vol. 20, No. 6, pp. 1514-1525, Nov. 2020
10.1007/s43236-020-00127-2
Improved virtual quadrature‑coordinate EPLL considering input harmonics and DC offset
Dong Yin Guizhong Wang Fengjiang Wu Zhizhong Guo
Vol. 20, No. 1, pp. 212-220, Jan. 2020
10.1007/s43236-019-00020-7
Vol. 20, No. 1, pp. 212-220, Jan. 2020
10.1007/s43236-019-00020-7
Power Control Strategies for Single-Phase Voltage-Controlled Inverters with an Enhanced PLL
Jiayuan Gao Jinbin Zhao Chaojie He Shuaitao Zhang Fen Li
Vol. 18, No. 1, pp. 212-224, Jan. 2018
10.6113/JPE.2018.18.1.212
Vol. 18, No. 1, pp. 212-224, Jan. 2018
10.6113/JPE.2018.18.1.212
Design of a High-performance High-pass Generalized Integrator Based Single-phase PLL
Performance Analysis of Three-Phase Phase-Locked Loops for Distorted and Unbalanced Grids
Performance Evaluations of Four MAF-Based PLL Algorithms for Grid-Synchronization of Three-Phase Grid-Connected PWM Inverters and DGs
Yang Han Mingyu Luo Changqing Chen Aiting Jiang Xin Zhao
Josep M. Guerrero
Vol. 16, No. 5, pp. 1904-1917, Sep. 2016
10.6113/JPE.2016.16.5.1904
Josep M. Guerrero
Vol. 16, No. 5, pp. 1904-1917, Sep. 2016
10.6113/JPE.2016.16.5.1904